


# Machine Instructions and Programs

# Number, Arithmetic Operations, and Characters

# Signed Integer


- 3 major representations:
  - Sign-magnitude
  - One's complement
  - Two's complement
- Assumptions:
  - 4-bit machine word
  - 16 different values can be represented
  - Roughly half are positive, half are negative

# Sign and Magnitude Representation



**High order bit is sign: 0 = positive (or zero), 1 = negative**  
**Three low order bits is the magnitude: 0 (000) thru 7 (111)**  
**Number range for n bits =  $\pm 2^{n-1} - 1$**   
**Two representations for 0**


# One's Complement Representation



- Subtraction implemented by addition & 1's complement
- Still two representations of 0! This causes some problems
- Some complexities in addition

# Two's Complement Representation

*like 1's comp  
except shifted  
one position  
clockwise*



$0 \overset{+}{1} 00 = +4$   
 $1 \underset{-}{1} 00 = -4$

- Only one representation for 0
- One more negative number than positive number

# Binary, Signed-Integer Representations

$B$	Values represented			
	$b_3 b_2 b_1 b_0$	Sign and magnitude	1's complement	2's complement
	0 1 1 1	+ 7	+ 7	+ 7
	0 1 1 0	+ 6	+ 6	+ 6
	0 1 0 1	+ 5	+ 5	+ 5
	0 1 0 0	+ 4	+ 4	+ 4
	0 0 1 1	+ 3	+ 3	+ 3
	0 0 1 0	+ 2	+ 2	+ 2
	0 0 0 1	+ 1	+ 1	+ 1
	0 0 0 0	+ 0	+ 0	+ 0
	1 0 0 0	- 0	- 7	- 8
	1 0 0 1	- 1	- 6	- 7
	1 0 1 0	- 2	- 5	- 6
	1 0 1 1	- 3	- 4	- 5
	1 1 0 0	- 4	- 3	- 4
	1 1 0 1	- 5	- 2	- 3
	1 1 1 0	- 6	- 1	- 2
	1 1 1 1	- 7	- 0	- 1

Binary, signed-integer representations.

# Addition and Subtraction – 2's Complement

If carry-in to the high order bit = carry-out then ignore carry

$$\begin{array}{r}
 4 \quad 0100 \\
 + 3 \quad 0011 \\
 \hline
 7 \quad 0111
 \end{array}$$

$$\begin{array}{r}
 -4 \quad 1100 \\
 + (-3) \quad 1101 \\
 \hline
 -7 \quad 11001
 \end{array}$$

if carry-in differs from carry-out then overflow

$$\begin{array}{r}
 4 \quad 0100 \\
 - 3 \quad 1101 \\
 \hline
 1 \quad 10001
 \end{array}$$

$$\begin{array}{r}
 -4 \quad 1100 \\
 + 3 \quad 0011 \\
 \hline
 -1 \quad 1111
 \end{array}$$

**Simpler addition scheme makes twos complement the most common choice for integer number systems within digital systems**





# 2's-Complement Add and Subtract Operations

(a)	$\begin{array}{r} 0010 \\ + 0011 \\ \hline 0101 \end{array}$	$\begin{array}{r} (+2) \\ (+3) \\ \hline (+5) \end{array}$	(b)	$\begin{array}{r} 0100 \\ + 1010 \\ \hline 1110 \end{array}$	$\begin{array}{r} (+4) \\ (-6) \\ \hline (-2) \end{array}$
(c)	$\begin{array}{r} 1011 \\ + 1110 \\ \hline 1001 \end{array}$	$\begin{array}{r} (-5) \\ (-2) \\ \hline (-7) \end{array}$	(d)	$\begin{array}{r} 0111 \\ + 1101 \\ \hline 0100 \end{array}$	$\begin{array}{r} (+7) \\ (-3) \\ \hline (+4) \end{array}$
(e)	$\begin{array}{r} 1101 \\ - 1001 \\ \hline \end{array}$	$\begin{array}{r} (-3) \\ (-7) \\ \hline \end{array}$	$\Rightarrow$	$\begin{array}{r} 1101 \\ + 0111 \\ \hline 0100 \end{array}$	$\begin{array}{r} \\ \\ \hline (+4) \end{array}$
(f)	$\begin{array}{r} 0010 \\ - 0100 \\ \hline \end{array}$	$\begin{array}{r} (+2) \\ (+4) \\ \hline \end{array}$	$\Rightarrow$	$\begin{array}{r} 0010 \\ + 1100 \\ \hline 1110 \end{array}$	$\begin{array}{r} \\ \\ \hline (-2) \end{array}$
(g)	$\begin{array}{r} 0110 \\ - 0011 \\ \hline \end{array}$	$\begin{array}{r} (+6) \\ (+3) \\ \hline \end{array}$	$\Rightarrow$	$\begin{array}{r} 0110 \\ + 1101 \\ \hline 0011 \end{array}$	$\begin{array}{r} \\ \\ \hline (+3) \end{array}$
(h)	$\begin{array}{r} 1001 \\ - 1011 \\ \hline \end{array}$	$\begin{array}{r} (-7) \\ (-5) \\ \hline \end{array}$	$\Rightarrow$	$\begin{array}{r} 1001 \\ + 0101 \\ \hline 1110 \end{array}$	$\begin{array}{r} \\ \\ \hline (-2) \end{array}$
(i)	$\begin{array}{r} 1001 \\ - 0001 \\ \hline \end{array}$	$\begin{array}{r} (-7) \\ (+1) \\ \hline \end{array}$	$\Rightarrow$	$\begin{array}{r} 1001 \\ + 1111 \\ \hline 1000 \end{array}$	$\begin{array}{r} \\ \\ \hline (-8) \end{array}$
(j)	$\begin{array}{r} 0010 \\ - 1101 \\ \hline \end{array}$	$\begin{array}{r} (+2) \\ (-3) \\ \hline \end{array}$	$\Rightarrow$	$\begin{array}{r} 0010 \\ + 0011 \\ \hline 0101 \end{array}$	$\begin{array}{r} \\ \\ \hline (+5) \end{array}$

2's-complement Add and Subtract operations.

Overflow - Add two positive numbers to get a negative number or two negative numbers to get a positive number



# Overflow Conditions

5      0 1 1 1  
       0 1 0 1  
  3        0 0 1 1    
 -8      1 0 0 0

Overflow

5      0 0 0 0  
       0 1 0 1  
  2        0 0 1 0    
 7      0 1 1 1

No overflow

-7      1 0 0 0  
       1 0 0 1  
 -2        1 1 0 0    
 7      1 0 1 1 1

Overflow


-3      1 1 1 1  
       1 1 0 1  
 -5        1 0 1 1    
 -8      1 1 0 0 0

No overflow

Overflow when carry-in to the high-order bit does not equal carry out

# Sign Extension

- Task:
  - Given  $w$ -bit signed integer  $x$
  - Convert it to  $w+k$ -bit integer with same value
- Rule:
  - Make  $k$  copies of sign bit:
  - $X' = x_{w-1}, \dots, x_{w-1}, x_{w-1}, x_{w-2}, \dots, x_0$



# Sign Extension Example


```
short int x = 15213;  
int      ix = (int) x;  
short int y = -15213;  
int      iy = (int) y;
```

	Decimal	Hex	Binary
x	15213	3B 6D	00111011 01101101
ix	15213	00 00 C4 92	00000000 00000000 00111011 01101101
y	-15213	C4 93	11000100 10010011
iy	-15213	FF FF C4 93	11111111 11111111 11000100 10010011

# Memory Locations, Addresses, and Operations

# Memory Location, Addresses, and Operation


- Memory consists of many millions of storage cells, each of which can store 1 bit.
- Data is usually accessed in  $n$ -bit groups.  $n$  is called word length.



Memory words.


# Memory Location, Addresses, and Operation

- 32-bit word length example



↑ Sign bit:  $b_{31} = 0$  for positive numbers  
 $b_{31} = 1$  for negative numbers

(a) A signed integer



(b) Four characters



# Memory Location, Addresses, and Operation

- To retrieve information from memory, either for one word or one byte (8-bit), addresses for each location are needed.
- A  $k$ -bit address memory has  $2^k$  memory locations, namely  $0 - 2^k - 1$ , called memory space/ address space.
- 24-bit memory:  $2^{24} = 16,777,216 = 16\text{M}$  ( $1\text{M} = 2^{20}$ )
- 32-bit memory:  $2^{32} = 4\text{G}$  ( $1\text{G} = 2^{30}$ )
- $1\text{K}(\text{kilo}) = 2^{10}$
- $1\text{T}(\text{tera}) = 2^{40}$


# Memory Location, Addresses, and Operation

- It is impractical to assign distinct addresses to individual bit locations in the memory.
- The most practical assignment is to have successive addresses refer to successive byte locations in the memory – byte-addressable memory.
- Byte locations have addresses 0, 1, 2, ... If word length is 32 bits, they successive words are located at addresses 0, 4, 8,...

# Big-Endian and Little-Endian Assignments

Big-Endian: lower byte addresses are used for the most significant bytes of the word

Little-Endian: opposite ordering. lower byte addresses are used for the less significant bytes of the word



(a) Big-endian assignment

(b) Little-endian assignment

Figure 2.7. Byte and word addressing.

# Memory Location, Addresses, and Operation

- Address ordering of bytes
- Word alignment
  - Words are said to be aligned in memory if they begin at a byte addr. that is a multiple of the num of bytes in a word.
    - 16-bit word: word addresses: 0, 2, 4,....
    - 32-bit word: word addresses: 0, 4, 8,....
    - 64-bit word: word addresses: 0, 8,16,....
- Access numbers, characters, and character strings

# Memory Operation

- Load (or Read or Fetch)
  - Copy the content. The memory content doesn't change.
  - Address – Load
  - Registers can be used
- Store (or Write)
  - Overwrite the content in memory
  - Address and Data – Store
  - Registers can be used

# Instruction and Instruction Sequencing

# “Must-Perform” Operations

- Data transfers between the memory and the processor registers
- Arithmetic and logic operations on data
- Program sequencing and control
- I/O transfers

# Register Transfer Notation

- Identify a location by a symbolic name standing for its hardware binary address (LOC, R0,...)
- Contents of a location are denoted by placing square brackets around the name of the location ( $R1 \leftarrow [LOC]$ ,  $R3 \leftarrow [R1] + [R2]$ )
- Register Transfer Notation (RTN)



# Assembly Language Notation

- Represent machine instructions and programs.
- Move LOC,  $R1 = R1 \leftarrow [LOC]$
- Add R1, R2,  $R3 = R3 \leftarrow [R1] + [R2]$

# CPU Organization

- Single Accumulator
  - Result usually goes to the Accumulator
  - Accumulator has to be saved to memory quite often
- General Register
  - Registers hold operands thus reduce memory traffic
  - Register bookkeeping
- Stack
  - Operands and result are always in the stack



# Instruction Formats

- Three-Address Instructions

- ADD R1, R2, R3  $R3 \leftarrow [R1] + [R2]$

- Two-Address Instructions

- ADD R1, R2  $R2 \leftarrow [R1] + [R2]$

- One-Address Instructions

- ADD M  $AC \leftarrow AC + [M]$

- Zero-Address Instructions

- ADD  $TOS \leftarrow [TOS] + [(TOS - 1)]$

- RISC Instructions

- Lots of registers. Memory is restricted to Load & Store



# Instruction Formats

Example: Evaluate  $X = (A+B) * (C+D)$

- Three-Address

1. ADD     A, B, R1                     ; R1  $\leftarrow$  [A] + [B]

2. ADD     C, D, R2                     ; R2  $\leftarrow$  [C] + [D]

3. MUL     R1, R2, X                    ; X  $\leftarrow$  [R1] \* [R2]



# Instruction Formats

Example: Evaluate  $X = (A+B) * (C+D)$

- Two-Address

1. MOV A, R1 ; R1  $\leftarrow$  [A]
2. ADD B, R1 ; R1  $\leftarrow$  [R1] + [B]
3. MOV C, R2 ; R2  $\leftarrow$  [C]
4. ADD D, R2 ; R2  $\leftarrow$  [R2] + [D]
5. MUL R2, R1 ; R1  $\leftarrow$  [R1] \* [R2]
6. MOV R1, X ; X  $\leftarrow$  [R1]



# Instruction Formats

Example: Evaluate  $X = (A+B) * (C+D)$

- One-Address

1. LOAD A ; AC  $\leftarrow$  [A]
2. ADD B ; AC  $\leftarrow$  [AC] + [B]
3. STORE T ; T  $\leftarrow$  [AC]
4. LOAD C ; AC  $\leftarrow$  [C]
5. ADD D ; AC  $\leftarrow$  [AC] + [D]
6. MUL T ; AC  $\leftarrow$  [AC] \* [T]
7. STORE X ; X  $\leftarrow$  [AC]



# Instruction Formats

Example: Evaluate  $X = (A+B) * (C+D)$

- Zero-Address

1. PUSH A ; TOS  $\leftarrow$  [A]
2. PUSH B ; TOS  $\leftarrow$  [B]
3. ADD ; TOS  $\leftarrow$  [A] + [B]
4. PUSH C ; TOS  $\leftarrow$  [C]
5. PUSH D ; TOS  $\leftarrow$  [D]
6. ADD ; TOS  $\leftarrow$  [C] + [D]
7. MUL ; TOS  $\leftarrow$  (C+D)\*(A+B)
8. POP X ; X  $\leftarrow$  [TOS]



# Instruction Formats

Example: Evaluate  $X = (A+B) * (C+D)$

- RISC

1. LOAD    A, R1                                ; R1  $\leftarrow$  [A]
2. LOAD    B, R2                                ; R2  $\leftarrow$  [B]
3. LOAD    C, R3                                ; R3  $\leftarrow$  [C]
4. LOAD    D, R4                                ; R4  $\leftarrow$  [D]
5. ADD     R1, R2, R1                          ; R1  $\leftarrow$  [R1] + [R2]
6. ADD     R3, R4, R3                          ; R3  $\leftarrow$  [R3] + [R4]
7. MUL     R1, R3, R1                          ; R1  $\leftarrow$  [R1] \* [R3]
8. STORE   R1, X                                ; X  $\leftarrow$  [R1]





# Using Registers

- Registers are faster
- Shorter instructions
  - The number of registers is smaller (e.g. 32 registers need 5 bits)
- Potential speedup
- Minimize the frequency with which data is moved back and forth between the memory and processor registers.