


Hardwired Control Unit

Overview


- To execute instructions, the processor must have some means of generating the control signals needed in the proper sequence.
- Two categories: hardwired control and microprogrammed control
- Hardwired system can operate at high speed; but with little flexibility.

Control Unit Organization




Control unit organization.

Detailed Block Description



Generating Z_{in}


- $Z_{in} = T_1 + T_6 \cdot \text{ADD} + T_4 \cdot \text{BR} + \dots$



Generation of the Z_{in} control signal for the processor in Figure 7.1.

Generating End

- $End = T_7 \cdot ADD + T_5 \cdot BR + (T_5 \cdot N + T_4 \cdot \bar{N}) \cdot \overline{BRN} + \dots$



Microprogrammed Control (1)

- To execute instructions, the CPU must have some means of generating the control signals in proper sequence.
- A **control word** (CW) is a word whose individual bits represent the various control signals.

Micro - instruction	PC _{in}	PC _{out}	MAR _{in}	Read	MDR _{out}	IR _{in}	Y _{in}	Select	Add	Z _{in}	Z _{out}	R1 _{out}	R1 _{in}	R3 _{out}	WMFC	End	,
1	0	1	1	1	0	0	0	1	1	1	0	0	0	0	0	0	
2	1	0	0	0	0	0	1	0	0	0	1	0	0	0	1	0	
3	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	
4	0	0	1	1	0	0	0	0	0	0	0	0	0	1	0	0	
5	0	0	0	0	0	0	1	0	0	0	0	1	0	0	1	0	




Microprogrammed Control (2)

- A sequence of CWs corresponding to the control sequence of a machine instruction constitutes the *microroutine*.
- The individual CW in the microroutine is referred to as *microinstruction*.
- A *control store* stores the microroutines for all instructions.

Microprogrammed Control (3)

- Every time a new instruction is loaded into the IR, a “starting address generator” will output to a *microprogram counter* (μ PC).
- The μ PC is automatically incremented by the clock, causing successive microinstructions to be read from the control store.
- The control signals are delivered to various parts of the CPU in the correct sequence.



Basic Organization of a microprogrammed control unit



Microinstructions (1)

- One way is to assign one bit position to each control signal (as in the previous example).
- Drawbacks
 - long microinstructions
 - poor use of bit space
- Solution
 - signals can be grouped so that all mutually exclusive signals are placed in the same group, e.g., read and write
 - thus, at most one *microoperation* per group is specified

Microinstructions (2)

Microinstruction

F1	F2	F3	F4	F5
F1 (4 bits)	F2 (3 bits)	F3 (3 bits)	F4 (4 bits)	F5 (2 bits)
0000: No transfer 0001: PC _{out} 0010: MDR _{out} 0011: Z _{out} 0100: R0 _{out} 0101: R1 _{out} 0110: R2 _{out} 0111: R3 _{out} 1010: TEMP _{out} 1011: Offset _{out}	000: No transfer 001: PC _{in} 010: IR _{in} 011: Z _{in} 100: R0 _{in} 101: R1 _{in} 110: R2 _{in} 111: R3 _{in}	000: No transfer 001: MAR _{in} 010: MDR _{in} 011: TEMP _{in} 100: Y _{in}	0000: Add 0001: Sub ⋮ 1111: XOR 16 ALU functions	00: No action 01: Read 10: Write

F6	F7	F8	...
F6 (1 bit)	F7 (1 bit)	F8 (1 bit)	
0: SelectY 1: Select4	0: No action 1: WMFC	0: Continue 1: End	

An example of a partial format for field-encoded microinstructions



Microinstructions (3)

- ***Vertical organization***: highly encoded schemes that use compact codes to specify only a small number of control functions in each microinstruction. Each meaningful combination of active control signals can be assigned a distinct code that represents the microinstruction.
- ***Horizontal organization***: minimally encoded scheme in which many resources can be controlled with a single instruction.